

10/049875

FILED UNDER 35 U.S.C. 371

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10049875	FILING DATE 02/12/2002	CLASS 117	SUBCLASS 3	GAU 1765	EXAMINER J
**APPLICANTS: Komiya Satoshi; Yoshino Shiro; Danbata Masayoshi; Hayashida Kouichirou;					
**CONTINUING DATA VERIFIED: THIS APPLICATION IS A 371 OF PCT/JP00/05738 08/25/2000					
** FOREIGN APPLICATIONS VERIFIED: JAPAN 11/241186 08/27/1999					
PG-PUB <input type="checkbox"/>		DO NOT PUBLISH <input type="checkbox"/>		RESCIND <input type="checkbox"/>	
Foreign priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no 35 USC 119 conditions met <input type="checkbox"/> yes <input type="checkbox"/> no Verified and Acknowledged Examiners's initials				ATTORNEY DOCKET NO 86397	
TITLE : Silicon wafer and method for manufacture thereof, and method for evaluation of silicon wafer <small>U.S. DEPT. OF COMM./PAT. & TM.-PTO-435L (Rev. 12-94)</small>					

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED			
		Assistant Examiner	Total Claims	Print Claim for O.G.	
ISSUE FEE			DRAWING		
Amount Due	Date Paid	Primary Examiner	Sheets Drwg.	Figs. Drwg.	Print Fig.
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE	Application Examiner		
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.					

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM
(Attached in pocket on right inside flap)